The Ubiquitous sensor network (USN) node is required to operate for several months with limited system resources such as memory and power. The typical USN node is in the active state for less than 1% of its several month lifetime and waits in the inactive state for the remaining 99% of its lifetime. This paper suggests a power adjustment dual priority scheduler (PA-DPS) that offers low power consumption while meeting the USN requirements by estimating power consumption in the USN node. PA-DPS has been designed based on the event-driven approach and the dualpriority scheduling structure, which has been conventionally suggested in the real-time system field. From experimental results, PA-DPS reduced the inactive mode current up to 40% under the 1% duty cycle. key words: Ubiquitous sensor networks, dual priority schedule, operating system
Introduction
To achieve sensing operation and wireless network protocols, the wireless sensor node requires real-time system properties such as timeliness and predictability. In addition, for the applications such as voice transmission and peripherals of computer, low latency and guarantee of QoS are required in the Ubiquitous sensor network (USN). The timeliness requires a different approach from the timeliness for on-time completion which meets deadlines required by a general real-time system. Because the sensor node is in the inactive state during the most of its lifetime, on-time execution of tasks, rather than on-time completion of tasks should be assured. TinyOS [1] is a representative OS for the USN because of its small code size and the efficient components based programming model. For efficient structure, it has a simple scheduler which is based on an event driven approach and uses a sleep and wakeup scheme for power management. When the system is in the idle state, the scheduler changes the system mode to the sleep mode which results in the lowest power consumption. It is also used by a preemptive multi-threading OS for the USN like MANTIS [2] . If the USN system operates under 1% duty cycle, the USN node is in the idle state during the more than 99% of its life- time. More than 95% of the entire power is consumed in the idle state. Even if the sleep mode current is reduced to just a few µA, the battery operated system can have a significantly longer lifetime. If the power level provided in the MCU, the power of the peripherals and elements of the system can be controlled, the system can maintain in the relatively lower power state as long as on-time execution is assured. For this reason, this paper provides the following technical idea: In the typical USN node, peripherals such as RF transceiver and sensors steadily consume a small quantity of currents in spite of idle state, because the elements related to peripherals must be supplied power for the reliable execution of corresponding task. On the other hand, timers embedded in microcontroller consume significantly lower current than peripherals. The tasks for USN can be organized to the predictable and periodic properties which are executed by the timer, so that the unused hardware blocks can be turned off completely in idle state. If necessary hardware blocks are enabled earlier enough to cover the time duration to initialize the hardware device, the desired tasks can be executed well and the system can maintain with a relatively lower power during the sleep mode. The rest of this paper is organized as follows. Section 2 describes the design of the power adjustment context switching based dual-priority scheduling (PA-DPS). Section 3 describes the achieved chip set and hardware structure. Section 4 provides an analysis of the duty cycle in the USN, and experiments and simulation to compare the scheduler suggested in this paper with an approach by an existing simple sleep and wakeup scheme for low-operation.
Scheduler Design
To achieve a low power real-time system for USN, we propose the modified dual-priority scheduling (DPS) structure [4] , [9] . The modified DPS structure can determines the system operation speed by estimating the worst case execution time (WCET) based on deadlines. Because of the WCET, it is advantageous in the power management. The real-time tasks in the USN node have different long periods and the deadlines of the real-time tasks have no significance since its duty cycles are less than 1% in USN. The USN node should assure on-time execution of the periodic tasks. Thus, the modified DPS structure can be simplified to meet the requirements for the sensor node. Apower adjust() function is inserted into the scheduling time for low-power operation.
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The power adjust() function is designated by each task. For each task, it defines the required hardware blocks and the power level provided by the MCU, so that it can reconstruct the system before running a task. The modified DPS concept, which consists of the lower run queue (LRQ) and the upper run queue (URQ), is simplified to be the concept of the time-triggered message-triggered object (TMO) [5] , [6] which was suggested for a real-time object programming model. Tasks of the sensor node are classified into the time triggered periodic tasks and the message or event triggered non-periodic tasks so that they are defined as different task control blocks. The periodic tasks are executed by a system timer in a periodic ready queue (PRQ), and the non-periodic tasks are executed by an event in a sporadic ready queue (SRQ). The periodic tasks of the PRQ have higher priorities than the non-periodic tasks of general SRQ. They are executed by the FIFO-based serialized (context-switching free) scheduling [7] . The events generated from the hardware interrupt handler are enqueued by the event handler.
If the system timer generated events, the executed sporadic tasks are preempted so that the tasks of PRQ are executed. The periodic tasks have guard time and time left fields in their control block. The time left is information on time left and the guard time relates to time information needed to enable the hardware device, which accesses the tasks. The periodic cycle that the scheduler is operated by the system timer is determined by subtracting the guard time from the minimum time left in the PRQ. The tasks of the PRQ can wake up as earlier as the guard time so as to enable the needed hardware. After the PRQ tasks are completed, the contexts of the sporadic tasks are restored. If no sporadic tasks exist, the system is converted into the lowest power state, i.e., POWER IDLE state. This scheduling process includes the power adjust() process for each task and Fig. 1 shows a flowchart for the scheduler. As shown in Fig. 2 , tasks i and j are in the WAIT state to wait timer events in PRQ. The system timer is set by values obtained from subtraction of T(i) period from T(j) period when the tasks are generated. Since the system timer is achieved to have 32 bit scale per 1 µs, the timer can be set by large scaled values, which range from 16 µs to approximately 60 minutes. The value for the timer tick varies depending on the variable clock source and the 16 bit hardware counter scale. As a result, the timer interrupt for the periodic tasks can be minimized. When the system timer is expired, Task T(i, k−2) in Fig. 2 is executed during the Ci time period. When the execution is completed, T(1) of the SRQ is executed by events. T (1) can be executed at a low operation speed and preempted by the system timer interrupt until T(j, k−1) is executed during the Cj. When the execution is completed, T(1) continues to execute the tasks. After the tasks by T(1) is completed, task T(m) of the SRQ is executed by events. Likewise, the tasks of the PRQ and the SRQ are executed. Where there are no tasks to be executed in the SRQ and the PRQ, the system is converted into the POWER IDLE mode through the power adjustment process. In the POWER IDLE mode, all power, except for the hardware block to maintain the system timer and the memory, is blocked. In the POWER IDLE mode, the sensor node system wakes up by the hardware interrupt of the system timer, and then renews the system clock and the events to execute the corresponding tasks of the PRQ. Figure 3 shows a simple application program code for reading values from a temperature sensor per second. The application consists of one periodic task and one sporadic task, and has power adjusting functions. The sensing trigger, which is a periodic task, enables waking up every second to read the values from the temperature sensor. Before the sensing trigger is executed so as to enable and initialize the temperature and the hardware of analog-todigital converter (ADC), the scheduler calls one of the pasensing-trigger, which is the power adjust() function. The sporadic task is executed by the KE ADC COMPLETED which is a system event. When the AD conversion, which is initiated by the sensing trigger, is completed, hardware interrupt occurs. An interrupt handler generates an event to deliver it to the scheduler. The scheduler receives the event to execute the pa temp detect, which is the power adjust() for temp detect, thereby powering off the sensor and the ADC hardware and executing the temp detect.
Implementation
According to the design mentioned in Sect. 2, we implemente a hardware platform and a software structure for ubiquitous sensor network. As shown in Fig. 4 , a baseband processor mainly consists of a digital modem, an 8-bit microcontroller, and MAC hardware. The digital modem basically consists of a modulator with a 6-bit digital to analog converter (DAC) and a demodulator with a 4-bit analog to digital converter (ADC) which transmits or receives the radio frequency signals. Embedded microcontroller executes the 8051 instruction set with one clock per cycle and supports 128 kbytes program memory for software MAC and sensor network protocols. It is operating at 24 MHz and provides a four channel direct memory access (DMA) controller. Embedded microcontroller also includes four hardware interrupts, two full duplex serial communication interfaces and two 16-bit timers. Hardware MAC supports auto cyclic redundancy check (CRC), four programmable timers for checking the timing rules of MAC or network protocols such as acknowledgement response time. In addition, a MAC frame block generates a transmitted data frame and parses information from received frames. It also generates an acknowledgement frame and automatically transmits for carrier sense multiple access-collision avoidance (CSMA-CA) protocols. The hardware MAC also supports 128 bit advanced encryption standard (AES) encryption and decryption for reducing the processing time and power of embedded microcontroller in case of security operation. Figure 5 shows the software structure and power controllable hardware component (PCHC) for PA-DPS. PA-DPS can decide to turn on/off each PCHC using hardware power management unit (PMU) and such hardware information are de- scribed in hardware definition files (HDF) and hardware abstraction library (HAL). HDF provides the low level access definition for the hardware and HAL provides the application programming interface (API) of hardware. PA-DPS operates the MAC and network protocol stack with HAL and standard C libraries.
Experimental Results
System power consumption can be defined as a current consumption quantity (Q), which is calculated by multiplying needed current (I) by use time (t) [8] . The USN node can be divided into an active time section and an inactive time section. The sum of these time sections refers to total consumption current capacity in the USN node.
The lifetime of the system can be estimated by use of the current consumption quantity as set forth below.
Li f etime = Q battery Q total (2) To estimate the lifetime of the system suggested in this paper, the current, which is needed for each part of the hardware, is listed in Table 1 . Table 1 describes the current for each power mode, which is provided by the microprocessor, the current consumed in the RF transceiver, and the current, which is needed for each major hardware block of the system. In the scheduler having the simple FIFO, the MCU performed managing power with sleep(), which is converted into the minimum clock when it is in the inactive state. We experiment the sense and forward that the temperature value is measured from the sensor per second and the measured temperature, 4 Bytes (8 symbols) is transmitted from the non-beacon mode of IEEE 802.15.4 PHY/MAC to the PAN coordinator [5] . In this case, the tasks executed in the USN node are divided into 7 types of tasks, which are listed together with the required time and current in Table 2 . The tasks listed in Table 2 are classified by hardware blocks, and not tasks unit. The current in Table 2 refers to the sum of the current, which is required for the hardware blocks used in the corresponding tasks. The duty cycle is calculated when the system is in the active state for one second of the unit execution time and is approximately 0.25%. In other words, the system is in the active state during approximately 0.25% of its entire lifetime to execute the necessary tasks and is in the inactive state during 99.75% of its lifetime. When the system is in the inactive state, the lowest power of the system maintains. In that event, only 1011 µA current is required. Assuming that two AA size batteries (3000 mAhr) are used to maintain the system, the lifetime of the system would be approximately 117 days. Figure 6 shows the lifetime of the system when the duty cycle increases up to 50% by increasing times for executing sense and forward per second. An experiment was conducted on PA-DPS to achieve the sense and forward application in the same hardware. Table 3 provides the result of the experiment. In the experiment, the time and current were measured for each of the 7 tasks based on the hardware. When comparing Tables 2 and  3 , PA-DPS has a more significant current consumption ratio than the sleep and wakeup in the active state. This result was attributable to applying the guard time for power adjust() thereby increasing the total time in the active state. However, the current consumption was significantly reduced in the 7 tasks when the system is in the active state, because PA-DPS converted all the inactive sections required for the tasks into the lowest power state through the power adjust() process. The temperature sensor and peripherals such as the RF transceiver chip, etc. were converted into the power-off state. In particular, the current consumption in the inactive state was reduced up to 30%, so that the entire current consumption was significantly reduced. The sleep and wakeup structure and PA-DPS structure can be compared in terms of lifetime as shown in Fig. 7 and Fig. 8. Figure 7 shows the comparison result of lifetime under 1% duty cycle and such low duty cycle can be used in devices for ubiquitous sensor network. Figure 8 also shows the comparison result in case of high duty cycle and devices with high duty cycle are generally used for device coordinator. In addition, we compare the scheduler overhead with TinyOS [1] and multithreaded OS [10] as shown in Table 4 . We suppose that acquired data from sensor sends to another sensor node using the non-beacon and no acknowledgment mode of IEEE 802.15.4 MAC. Experiment results shows that scheduling overhead of PA-DPS is increased about 42% and 48% compared to multi-threaded OS and Tiny OS respectively. However, considering the USN is generally operating under the 1% duty cycle and proposed PA-DPS is designed to guarantee the on time execution, such scheduling overhead can be overcome to use in many USN applications.
Conclusion
In this paper, we propose a power adjustment dual priority scheduling (PA-DPS) structure for ubiquitous sensor network. Proposed PA-DPS has small size code, wherein the timer interrupt have been minimized. This advantage is obtained from the existing event driven scheduling approach. In order to achieve low-power operation of the USN node, it is most important to reduce the inactive mode current. When duty cycle is under 1% in USN node, proposed PA-DPS can reduce the inactive mode current up to 30∼40%. Further, PA-DPS is simple in structure and assures the on-time execution.
